tmssngr/z8verilog

Zilog Z8 softcore in verilog

GitHub repository with 8 stars and 1 forks.

Language: SystemVerilog

Topics: fpga, sipeed-tang-nano-9k, tang-nano-9k, verilog

Open provider repository

Latest metric snapshot

2026-06-05: 8 stars and 1 forks.

Similar repositories

  1. 1. fpgasystems/Coyote

    Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

    GitHub repository with 371 stars and 104 forks.

    Trending score: 1.08; stars gained: +8; forks gained: +1.

    Language: SystemVerilog

    Topics: fpga, rdma, tcp, virtualization, gpu, networking

Trending in SystemVerilog

  1. 1. fpgasystems/Coyote

    Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

    GitHub repository with 371 stars and 104 forks.

    Trending score: 1.08; stars gained: +8; forks gained: +1.

    Language: SystemVerilog

    Topics: fpga, rdma, tcp, virtualization, gpu, networking

  2. 2. lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    GitHub repository with 3,427 stars and 1,035 forks.

    Trending score: 0.61; stars gained: +1; forks gained: +3.

    Language: SystemVerilog

  3. 3. chipsalliance/sv-tests

    Test suite designed to check compliance with the SystemVerilog standard.

    GitHub repository with 378 stars and 94 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: SystemVerilog

    Topics: compliance-testing, hdl, rtl, symbiflow, systemverilog, verilog

  4. 4. XuanTongYao/XT_RISC-V_Soc

    一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。

    GitHub repository with 60 stars and 6 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: SystemVerilog

  5. 5. baochip/baochip-1x

    Baochip 1x Silicon

    GitHub repository with 360 stars and 32 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: SystemVerilog

  6. 6. amoslee2026/Babel

    AI-native Chiplet design flow based on open-source EDA toolchain

    GitHub repository with 25 stars and 3 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: SystemVerilog

Trending topic: fpga

  1. 1. fpgasystems/Coyote

    Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

    GitHub repository with 371 stars and 104 forks.

    Trending score: 1.08; stars gained: +8; forks gained: +1.

    Language: SystemVerilog

    Topics: fpga, rdma, tcp, virtualization, gpu, networking

  2. 2. vicharak-in/shrike

    Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility.

    GitHub repository with 446 stars and 61 forks.

    Trending score: 0.68; stars gained: +4; forks gained: +0.

    Language: Verilog

    Topics: fpga, fpga-board, open-source, opensource-projects, opensource-toolchain, shrike

  3. 3. whatchamacallem/libhatchet

    libhatchet is a fast compiling lightweight C17/C++20 bespoke alternative to the C++ standard library designed for cross-compilation to resource-constrained targets like DSPs, FPGAs, ASICs or WebAssembly.

    GitHub repository with 15 stars and 0 forks.

    Trending score: 0.50; stars gained: +2; forks gained: +0.

    Language: C++

    Topics: embedded, embedded-systems, cross-compile, google-test, asic, dsp

  4. 4. adeleempurpled290/FPGA-Agent-skills

    Streamline FPGA development with 8 Vivado/Vitis skills for HLS, RTL, synthesis, constraints, timing, and debug workflows

    GitHub repository with 11 stars and 5 forks.

    Trending score: 0.33; stars gained: +1; forks gained: +0.

    Language: ReScript

    Topics: accept-language, browser, cos, flutter, fpga, gin

  5. 5. cornell-zhang/eqmap

    Using e-graphs for logic synthesis (ICCAD'25)

    GitHub repository with 35 stars and 6 forks.

    Trending score: 0.33; stars gained: +1; forks gained: +0.

    Language: Rust

    Topics: egg, fpga, rust, verilog, yosys, rtl

  6. 6. lnis-uofu/OpenFPGA

    An Open-source FPGA IP Generator

    GitHub repository with 1,109 stars and 200 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +1.

    Language: Verilog

    Topics: fpga, fpga-soc