chipsalliance/caliptra-ss

HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.

GitHub repository with 43 stars and 44 forks.

Language: SystemVerilog

Open provider repository

Latest metric snapshot

2026-06-13: 43 stars and 44 forks.

Similar repositories

  1. 1. verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    GitHub repository with 3,683 stars and 833 forks.

    Trending score: 1.77; stars gained: +7; forks gained: +1.

    Language: SystemVerilog

    Topics: compilers, cpp, rtl, system-verilog, systemc, verilator

  2. 2. fpgasystems/Coyote

    Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

    GitHub repository with 371 stars and 104 forks.

    Trending score: 1.08; stars gained: +8; forks gained: +1.

    Language: SystemVerilog

    Topics: fpga, rdma, tcp, virtualization, gpu, networking

  3. 3. chenyuliu577-cyber/jyd-rv32i-fpga-core

    Educational RV32I FPGA CPU/SoC project organized for JYD RISC-V contest-style Vivado reconstruction and verification.

    GitHub repository with 34 stars and 7 forks.

    Trending score: 0.95; stars gained: +8; forks gained: +5.

    Language: SystemVerilog

    Topics: computer-architecture, contest, cpu, digital-design, education, fpga

  5. 5. gabrieldiego/frameforge

    A VVC/H.266 screen content encoder in hardware and software.

    GitHub repository with 7 stars and 0 forks.

    Trending score: 0.33; stars gained: +1; forks gained: +0.

    Language: SystemVerilog

  6. 6. an-thony350/Mandelbros

    GitHub repository with 6 stars and 0 forks.

    Trending score: 0.17; stars gained: +0; forks gained: +0.

    Language: SystemVerilog

Trending in SystemVerilog

  1. 1. verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    GitHub repository with 3,683 stars and 833 forks.

    Trending score: 1.77; stars gained: +7; forks gained: +1.

    Language: SystemVerilog

    Topics: compilers, cpp, rtl, system-verilog, systemc, verilator

  2. 2. fpgasystems/Coyote

    Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

    GitHub repository with 371 stars and 104 forks.

    Trending score: 1.08; stars gained: +8; forks gained: +1.

    Language: SystemVerilog

    Topics: fpga, rdma, tcp, virtualization, gpu, networking

  3. 3. chenyuliu577-cyber/jyd-rv32i-fpga-core

    Educational RV32I FPGA CPU/SoC project organized for JYD RISC-V contest-style Vivado reconstruction and verification.

    GitHub repository with 34 stars and 7 forks.

    Trending score: 0.95; stars gained: +8; forks gained: +5.

    Language: SystemVerilog

    Topics: computer-architecture, contest, cpu, digital-design, education, fpga

  5. 5. gabrieldiego/frameforge

    A VVC/H.266 screen content encoder in hardware and software.

    GitHub repository with 7 stars and 0 forks.

    Trending score: 0.33; stars gained: +1; forks gained: +0.

    Language: SystemVerilog

  6. 6. an-thony350/Mandelbros

    GitHub repository with 6 stars and 0 forks.

    Trending score: 0.17; stars gained: +0; forks gained: +0.

    Language: SystemVerilog