najaeda/naja

Netlist API (and more) for EDA flow development

GitHub repository with 139 stars and 22 forks.

Language: Verilog

Topics: asic, cpp, eda, fpga, netlist, semiconductor, verilog

Open provider repository

24h trend summary

Trending score 0.05, activity score 0.05, stars gained +0, forks gained +0.

Latest metric snapshot

2026-06-05: 139 stars and 22 forks.

Similar repositories

  1. 1. najaeda/naja

    Netlist API (and more) for EDA flow development

    GitHub repository with 139 stars and 22 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: Verilog

    Topics: asic, cpp, eda, fpga, netlist, semiconductor

Trending in Verilog

  1. 1. The-OpenROAD-Project/OpenROAD

    OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

    GitHub repository with 2,724 stars and 909 forks.

    Trending score: 0.69; stars gained: +4; forks gained: +0.

    Language: Verilog

    Topics: opendb-database, openroad, lef, verilog, timing-analysis, def

  2. 2. vicharak-in/shrike

    Low cost microcontroller + FPGA board for makers , hobbyist and student for endless possibility.

    GitHub repository with 446 stars and 61 forks.

    Trending score: 0.68; stars gained: +4; forks gained: +0.

    Language: Verilog

    Topics: fpga, fpga-board, open-source, opensource-projects, opensource-toolchain, shrike

  3. 3. StreamCore-jiali/FPGA-AES-GCM

    FPGA AES-GCM IP Core: 32 Gbps @ 250 MHz, APB3 + AXI-Stream, AES-128/192/256, NIST SP 800-38D

    GitHub repository with 7 stars and 3 forks.

    Trending score: 0.50; stars gained: +2; forks gained: +1.

    Language: Verilog

  4. 4. lnis-uofu/OpenFPGA

    An Open-source FPGA IP Generator

    GitHub repository with 1,109 stars and 200 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +1.

    Language: Verilog

    Topics: fpga, fpga-soc

  5. 5. MiSTle-Dev/NanoMig

    Amiga Minimig ported to the Tang Nano 20k FPGA

    GitHub repository with 194 stars and 26 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: Verilog

  6. 6. najaeda/naja

    Netlist API (and more) for EDA flow development

    GitHub repository with 139 stars and 22 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: Verilog

    Topics: asic, cpp, eda, fpga, netlist, semiconductor

Trending topic: asic

  1. 1. whatchamacallem/libhatchet

    libhatchet is a fast compiling lightweight C17/C++20 bespoke alternative to the C++ standard library designed for cross-compilation to resource-constrained targets like DSPs, FPGAs, ASICs or WebAssembly.

    GitHub repository with 15 stars and 0 forks.

    Trending score: 0.50; stars gained: +2; forks gained: +0.

    Language: C++

    Topics: embedded, embedded-systems, cross-compile, google-test, asic, dsp

  2. 2. rggen/rggen

    Code generation tool for control and status registers

    GitHub repository with 461 stars and 57 forks.

    Trending score: 0.23; stars gained: +0; forks gained: +0.

    Language: Ruby

    Topics: amba, apb, asic, axi, csr, eda

  3. 3. najaeda/naja

    Netlist API (and more) for EDA flow development

    GitHub repository with 139 stars and 22 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: Verilog

    Topics: asic, cpp, eda, fpga, netlist, semiconductor

  4. 4. pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    GitHub repository with 524 stars and 186 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: C

    Topics: ara, riscv, rvv, rv64gcv, asic, cpu