hamsternz/FPGA_Webserver

A work-in-progress for what is to be a software-free web server for static content.

GitHub repository with 798 stars and 44 forks.

Language: VHDL

Open provider repository

Latest metric snapshot

2026-06-05: 798 stars and 44 forks.

Similar repositories

  1. 1. stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    GitHub repository with 2,123 stars and 343 forks.

    Trending score: 0.65; stars gained: +3; forks gained: +1.

    Language: VHDL

    Topics: risc-v, soft-core, vhdl, fpga, soc, microcontroller

  2. 2. EPFL-LAP/dynamatic

    DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

    GitHub repository with 191 stars and 48 forks.

    Trending score: 0.49; stars gained: +2; forks gained: +0.

    Language: VHDL

  3. 3. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

  4. 4. MiSTer-devel/SNES_MiSTer

    SNES for MiSTer

    GitHub repository with 237 stars and 96 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  5. 5. ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    GitHub repository with 59 stars and 20 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  6. 6. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 124 stars and 10 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

Trending in VHDL

  1. 1. stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    GitHub repository with 2,123 stars and 343 forks.

    Trending score: 0.65; stars gained: +3; forks gained: +1.

    Language: VHDL

    Topics: risc-v, soft-core, vhdl, fpga, soc, microcontroller

  2. 2. EPFL-LAP/dynamatic

    DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

    GitHub repository with 191 stars and 48 forks.

    Trending score: 0.49; stars gained: +2; forks gained: +0.

    Language: VHDL

  3. 3. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

  4. 4. MiSTer-devel/SNES_MiSTer

    SNES for MiSTer

    GitHub repository with 237 stars and 96 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  5. 5. ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    GitHub repository with 59 stars and 20 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  6. 6. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 124 stars and 10 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL