EPFL-LAP/dynamatic

DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

GitHub repository with 191 stars and 48 forks.

Language: VHDL

Open provider repository

Latest metric snapshot

2026-06-05: 191 stars and 48 forks.

Similar repositories

  1. 1. MiSTer-devel/SNES_MiSTer

    SNES for MiSTer

    GitHub repository with 237 stars and 96 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  2. 2. ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    GitHub repository with 59 stars and 20 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  3. 3. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 124 stars and 10 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  4. 4. marsohod4you/FPGA_SDR

    Software Defined Radio receiver in Marsohod2 Altera Cyclone III board

    GitHub repository with 51 stars and 16 forks.

    Trending score: 0.00.

    Language: VHDL

Trending in VHDL

  1. 1. MiSTer-devel/SNES_MiSTer

    SNES for MiSTer

    GitHub repository with 237 stars and 96 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  2. 2. ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    GitHub repository with 59 stars and 20 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  3. 3. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 124 stars and 10 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  4. 4. marsohod4you/FPGA_SDR

    Software Defined Radio receiver in Marsohod2 Altera Cyclone III board

    GitHub repository with 51 stars and 16 forks.

    Trending score: 0.00.

    Language: VHDL