MiSTer-devel/VIC20_MiSTer

Commodore VIC-20 for MiSTer

GitHub repository with 20 stars and 19 forks.

Language: VHDL

Open provider repository

Latest metric snapshot

2026-06-13: 20 stars and 19 forks.

Similar repositories

  1. 1. stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    GitHub repository with 2,142 stars and 348 forks.

    Trending score: 1.76; stars gained: +10; forks gained: +3.

    Language: VHDL

    Topics: asic, cpu, fpga, microcontroller, processor, risc-v

  2. 2. EPFL-LAP/dynamatic

    DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

    GitHub repository with 193 stars and 49 forks.

    Trending score: 0.70; stars gained: +1; forks gained: +1.

    Language: VHDL

  3. 3. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 125 stars and 10 forks.

    Trending score: 0.42; stars gained: +1; forks gained: +0.

    Language: VHDL

  4. 4. MiSTer-devel/PSX_MiSTer

    PSX for MiSTer

    GitHub repository with 260 stars and 64 forks.

    Trending score: 0.29; stars gained: +0; forks gained: +1.

    Language: VHDL

  5. 5. c0pperdragon/LumaCode

    Definition of the "LumaCode" signal standard with reference implementation

    GitHub repository with 138 stars and 4 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  6. 6. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

Trending in VHDL

  1. 1. stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    GitHub repository with 2,142 stars and 348 forks.

    Trending score: 1.76; stars gained: +10; forks gained: +3.

    Language: VHDL

    Topics: asic, cpu, fpga, microcontroller, processor, risc-v

  2. 2. EPFL-LAP/dynamatic

    DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

    GitHub repository with 193 stars and 49 forks.

    Trending score: 0.70; stars gained: +1; forks gained: +1.

    Language: VHDL

  3. 3. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 125 stars and 10 forks.

    Trending score: 0.42; stars gained: +1; forks gained: +0.

    Language: VHDL

  4. 4. MiSTer-devel/PSX_MiSTer

    PSX for MiSTer

    GitHub repository with 260 stars and 64 forks.

    Trending score: 0.29; stars gained: +0; forks gained: +1.

    Language: VHDL

  5. 5. c0pperdragon/LumaCode

    Definition of the "LumaCode" signal standard with reference implementation

    GitHub repository with 138 stars and 4 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  6. 6. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit