paulrox/SRRC_FIR

VHDL description for a circuit which realises a FIR filter with square root raised cosine impulse response

GitHub repository with 7 stars and 1 forks.

Language: VHDL

Topics: vhdl, matlab, simulink, fir-filter, filter

Open provider repository

Latest metric snapshot

2026-06-05: 7 stars and 1 forks.

Similar repositories

  1. 1. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

Trending in VHDL

  1. 1. stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    GitHub repository with 2,122 stars and 343 forks.

    Trending score: 0.65; stars gained: +3; forks gained: +1.

    Language: VHDL

  2. 2. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

  3. 3. MiSTer-devel/X68000_MiSTer

    Sharp X68000 for MiSTer

    GitHub repository with 73 stars and 33 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  4. 4. MiSTer-devel/SNES_MiSTer

    SNES for MiSTer

    GitHub repository with 237 stars and 96 forks.

    Trending score: 0.05; stars gained: +0; forks gained: +0.

    Language: VHDL

  5. 5. ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    GitHub repository with 59 stars and 20 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

  6. 6. inria-emeraude/syfala

    A faust-to-fpga compiler toolchain

    GitHub repository with 124 stars and 10 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: VHDL

Trending topic: vhdl

  1. 1. logisim-evolution/logisim-evolution

    Digital logic design tool and simulator

    GitHub repository with 7,164 stars and 950 forks.

    Trending score: 1.01; stars gained: +6; forks gained: +1.

    Language: Java

    Topics: logisim-evolution, education, circuit, circuits, digital-circuit, digital-circuits

  2. 2. JulianKemmerer/PipelineC

    A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

    GitHub repository with 722 stars and 60 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: Python

    Topics: fpga, hardware-description-language, vhdl, pipelines, c, python

  3. 3. CESNET/ndk-fpga

    Network Development Kit (NDK) for FPGA cards with example application

    GitHub repository with 96 stars and 16 forks.

    Trending score: 0.32; stars gained: +1; forks gained: +0.

    Language: VHDL

    Topics: ethernet, fpga, liberouter, vhdl, network-development-kit

  4. 4. rggen/rggen

    Code generation tool for control and status registers

    GitHub repository with 461 stars and 57 forks.

    Trending score: 0.23; stars gained: +0; forks gained: +0.

    Language: Ruby

    Topics: amba, apb, asic, axi, csr, eda

  5. 5. SpinalHDL/SpinalHDL

    Scala based HDL

    GitHub repository with 1,995 stars and 377 forks.

    Trending score: 0.04; stars gained: +0; forks gained: +0.

    Language: Scala

    Topics: scala, rtl, vhdl, verilog, fpga