rodrigomelo9/core-comblock

A simple COMmunication BLOCK with well know interfaces in the FPGA side

GitLab repository with 9 stars and 4 forks.

Topics: AXI, FIFO, FPGA, True Dual Port RAM, Vivado, Zynq

Open provider repository