secworks/rc4
An experimental RC4 hardware implementation with one cycle/iteration performance.
GitHub repository with 5 stars and 4 forks.
Language: Verilog
An experimental RC4 hardware implementation with one cycle/iteration performance.
GitHub repository with 5 stars and 4 forks.
Language: Verilog
2026-07-15: 5 stars and 4 forks.