cinquemb/EEGaqui_fpga_headstage
32 lead aquisition with ice40 fpga's and headstage w/ peripherals (3 axis accellerometer, gyro), targeting for low power consumption (between 1-2V, minus usb), ideally running off of rechargable batteries
GitHub repository with 5 stars and 5 forks.
Language: Verilog