Srish510/RV32-Single-Cycle
An educational single-cycle RV32I RISC-V processor in Verilog. Includes a custom two-pass Python assembler, automated shell simulation workflows, and a modern Python/Cocotb testbench suite with randomized hardware fuzzing.
GitHub repository with 7 stars and 0 forks.
Language: Python