KorotkiyEugene/LAG_sv_sim_predef_traffic_predef_links
Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Allows to define spatial distribution of traffic for a given application and choose number of physical links in each trunk. Intended for simulation in ModelSim.
GitHub repository with 5 stars and 0 forks.
Language: Verilog