ArjunPShetty/Verilog
A collection of basic to intermediate Verilog and RTL design examples created for learning digital design, RTL coding, and hardware description concepts.
GitHub repository with 5 stars and 2 forks.
Language: Verilog
Topics: digital-design, hardware-description-language, register-transfer-level, verilog, vivado