ArcaneNibble/myhdl-vhdl-verilog-test

Demonstration SoC (sim-only) with J-core, Navré AVR, and MyHDL

GitHub repository with 6 stars and 2 forks.

Language: VHDL

Open provider repository